Datasheet4U Logo Datasheet4U.com

DM9328 - Dual 8-Bit Shift Register

General Description

The DM9328 is a high speed serial storage element providing 16 bits of storage in the form of two 8-bit registers.

Key Features

  • 1) additional gating is provided at the input to both shift registers so that the input is easily multiplexed between two sources; 2) the clock of each register may be provided separately or together; 3) both the true and complementary outputs are provided from each 8-bit register, and both registers may be master cleared from a common input. Ordering Code: Order Number DM9328N Package Number N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM9328 Dual 8-Bit Shift Register National Semiconductor
DM9321 DUAL 1-OF-4 DECODER National Semiconductor
DM9322 Quad 2-Line to 1-Line Data Selectors / Multiplexers National Semiconductor
DM9324 5-Bit Comparator National Semiconductor
DM930 DTL National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
DM9324 5-Bit Comparator
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9374 7-Segment Decoder/Driver/Latch
DM9602 Dual Retriggerable Resettable One Shots
DM96L02 Dual Retriggerable Resettable Monostable Multivibrator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com DM9328 Dual 8-Bit Shift Register October 1988 Revised February 2000 DM9328 Dual 8-Bit Shift Register General Description The DM9328 is a high speed serial storage element providing 16 bits of storage in the form of two 8-bit registers. The multifunctional capability of this device is provided by several features: 1) additional gating is provided at the input to both shift registers so that the input is easily multiplexed between two sources; 2) the clock of each register may be provided separately or together; 3) both the true and complementary outputs are provided from each 8-bit register, and both registers may be master cleared from a common input.